<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Assembly on Ciência Programada</title>
    <link>https://cienciaprogramada.com/tags/assembly/</link>
    <description>Recent content in Assembly on Ciência Programada</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <managingEditor>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</managingEditor>
    <webMaster>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</webMaster>
    <copyright>© 2026 Francisco Bustamante</copyright>
    <lastBuildDate>Tue, 05 May 2026 00:00:00 +0000</lastBuildDate><atom:link href="https://cienciaprogramada.com/tags/assembly/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Program Execution: From Source Code to Machine Code</title>
      <link>https://cienciaprogramada.com/2026/05/program-execution/</link>
      <pubDate>Tue, 05 May 2026 00:00:00 +0000</pubDate>
      <author>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</author>
      <guid>https://cienciaprogramada.com/2026/05/program-execution/</guid>
      <description>You write a line of code, and the processor only understands bits. We follow the translation: the two-pass assembler, the compiler phases, linking and loading. Along the way, GCC cuts twelve instructions down to two with -O2, and we see where Python and Java sit between compiling and interpreting.</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://cienciaprogramada.com/2026/05/program-execution/featured_0066.jpg" />
    </item>
    
    <item>
      <title>Instruction Representation: ISA, Formats, and Addressing Modes</title>
      <link>https://cienciaprogramada.com/2026/04/instruction-representation/</link>
      <pubDate>Thu, 30 Apr 2026 00:00:00 +0000</pubDate>
      <author>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</author>
      <guid>https://cienciaprogramada.com/2026/04/instruction-representation/</guid>
      <description>The same expression costs 5 instructions with three operands, 7 with two, and 11 with an accumulator. We will see the ISA, the contract between hardware and software, instruction formats, the RISC-V R-type, and the seven addressing modes that tell where each operand is.</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://cienciaprogramada.com/2026/04/instruction-representation/featured_0065.jpg" />
    </item>
    
    <item>
      <title>CPU in Action: The Hypothetical Processor and the Fundamentals of Assembly</title>
      <link>https://cienciaprogramada.com/2026/04/cpu-hypothetical-processor/</link>
      <pubDate>Tue, 21 Apr 2026 00:00:00 +0000</pubDate>
      <author>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</author>
      <guid>https://cienciaprogramada.com/2026/04/cpu-hypothetical-processor/</guid>
      <description>A hypothetical 12-bit processor with 15 instructions serves as a model for following the complete instruction cycle. We execute LDA and ADD register by register, encode instructions in hexadecimal, and write assembly programs with branches and loops.</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://cienciaprogramada.com/2026/04/cpu-hypothetical-processor/featured_0062.jpg" />
    </item>
    
  </channel>
</rss>
