<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>CISC on Ciência Programada</title>
    <link>https://cienciaprogramada.com/tags/cisc/</link>
    <description>Recent content in CISC on Ciência Programada</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <managingEditor>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</managingEditor>
    <webMaster>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</webMaster>
    <copyright>© 2026 Francisco Bustamante</copyright>
    <lastBuildDate>Thu, 14 May 2026 00:00:00 +0000</lastBuildDate><atom:link href="https://cienciaprogramada.com/tags/cisc/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Advanced Architectures: RISC, Flynn, and Modern Parallelism</title>
      <link>https://cienciaprogramada.com/2026/05/advanced-architectures/</link>
      <pubDate>Thu, 14 May 2026 00:00:00 +0000</pubDate>
      <author>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</author>
      <guid>https://cienciaprogramada.com/2026/05/advanced-architectures/</guid>
      <description>With 10% serial code, eight cores make the program only 4.7 times faster, and no number of cores gets past 10 times. We close the series with RISC and CISC, performance metrics, Flynn&amp;rsquo;s taxonomy, SMP, clusters, NUMA, multicore, and Amdahl&amp;rsquo;s Law.</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://cienciaprogramada.com/2026/05/advanced-architectures/featured_0069.jpg" />
    </item>
    
    <item>
      <title>CPU: Components, Instruction Cycle, and What Happens Inside the Processor</title>
      <link>https://cienciaprogramada.com/2026/04/cpu-components-instruction-cycle/</link>
      <pubDate>Thu, 16 Apr 2026 00:00:00 +0000</pubDate>
      <author>contato[@]cienciaprogramada.com.br (Francisco Bustamante)</author>
      <guid>https://cienciaprogramada.com/2026/04/cpu-components-instruction-cycle/</guid>
      <description>A 2 GHz processor can execute more instructions per second than a 3 GHz one. To understand why, we open up the CPU: ALU, control unit, registers, flags, decoder, and clock, along with the microevents of the fetch cycle in formal notation.</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://cienciaprogramada.com/2026/04/cpu-components-instruction-cycle/featured_0061.jpg" />
    </item>
    
  </channel>
</rss>
